Video
Project Description
TLDR
Design and Implementation of a Synchronous Serial Port (SSP) and the Wishboneprotocol to communicate with an ARM core